Commit Graph

90 Commits

Author SHA1 Message Date
Liphen 5bd7124535 feat(debug): 增加sram差分测试接口 2024-05-11 11:40:26 +08:00
Liphen 4a9e3dc05f 修改debug信号的wen为commit 2024-05-09 19:16:02 +08:00
Liphen e955c3d580 更改CpuConfig 2024-03-22 23:16:48 +08:00
Liphen 6508b72858 修改包名,修改各单元逻辑 2024-03-22 22:45:48 +08:00
Liphen a69e4e907d 删除不必要的文件 2024-03-22 14:23:12 +08:00
Liphen b782293dac refactor: 修改异常变量名称 2024-03-11 20:03:33 +08:00
Liphen 32005bb3e2 删去部分无用定义 2024-03-11 19:46:55 +08:00
Liphen 68dd1be7ac refactor(csr): 修改特权指令的解码赋值 2024-03-11 19:26:26 +08:00
Liphen f7fb3c4677 fix(icache): 当地址未对齐时不应访存 2024-03-09 16:12:56 +08:00
Liphen ea7ce1cab9 增加lab11和lab12 2024-02-01 13:39:14 +08:00
Liphen 678710a80d instinfo改为info 2024-01-27 17:20:27 +08:00
Liphen 413a7e22d2 重构exe unit 2024-01-22 15:40:38 +08:00
Liphen 3277f13a3f tval增加非法指令来源 2024-01-20 17:30:18 +08:00
Liphen a99cf13f87 tlb支持巨页 2024-01-18 16:10:59 +08:00
Liphen 21b73762a5 fix: ret相关指令只进行单发射 2024-01-17 14:25:35 +08:00
Liphen 404e0d64e6 使得ptw可以从cache中取数 2024-01-16 17:15:20 +08:00
Liphen b16eff1ba7 增加lsu的例外处理 2024-01-15 16:01:22 +08:00
Liphen cd4345690b 增加sfence.vma 2024-01-15 14:59:55 +08:00
Liphen 2f3ff6e5dd 完成除vma指令外的框架 2024-01-15 13:36:44 +08:00
Liphen 3a3680fb02 增加ptw的大致框架 2024-01-14 17:20:16 +08:00
Liphen 07490e0f13 搭了下itlb的框架 2024-01-13 17:09:01 +08:00
Liphen 6ca4ffcd86 refactor: 重构tlb 2024-01-13 13:13:31 +08:00
Liphen 08def4d1a0 refactor: decoder级重命名为decode 2024-01-07 16:57:36 +08:00
Liphen eeb076b060 增加tlb相关常量定义 2024-01-03 16:17:36 +08:00
Liphen 78ca79384e style: config统一为cpuConfig 2024-01-03 14:29:19 +08:00
Liphen f3d5b5cd1e refactor: 将所有的地址宽度调为XLEN 2024-01-03 10:54:44 +08:00
Liphen e81d0d2b8c feat(lsu): 实现amo指令 2023-12-29 11:56:37 +08:00
Liphen 7470c6fb5f 增加fence,修复dcache的一处bug 2023-12-28 22:21:38 +08:00
Liphen e6a6f250c9 fix(exe): 在exe提前访存 2023-12-25 21:19:31 +08:00
Liphen 108c529698 fix(cache): 将save状态改成wait,更符合作用 2023-12-25 15:45:30 +08:00
Liphen ac6aefff8a style(tlb): 加上p的前缀表示物理地址 2023-12-25 14:08:54 +08:00
Liphen e1639e6f8b fix(tlb): 修复数据宽度问题 2023-12-25 14:01:31 +08:00
Liphen 881b1eca3c refactor: 删除PC_WID 2023-12-24 14:13:05 +08:00
Liphen a94958d7c9 refactor: 调整变量名,删除fuNum 2023-12-24 13:17:55 +08:00
Liphen 442f51d5a4 fix(icache): 修复之前icache遗留的问题 2023-12-23 11:47:35 +08:00
Liphen 969237a09f fix: 修复dcache的size 2023-12-22 17:57:19 +08:00
Liphen c0bdc5a097 refactor: 部分常量换成XLEN 2023-12-22 14:28:13 +08:00
Liphen 76c0f446da feat: 增加dcache 2023-12-22 14:18:32 +08:00
Liphen 301199c756 feat: 添加icache成功生成Verilog 2023-12-21 15:24:57 +08:00
Liphen f13b9f009f refactor(const): 删除无用信号 2023-12-19 15:47:11 +08:00
Liphen 41da1f4c3e refactor: 修改info内信号名 2023-12-19 14:47:40 +08:00
Liphen 90efc32bca feat(csr): 修改misa的ext段 2023-12-18 16:59:25 +08:00
Liphen 534e608337 feat: 修改PC初值 2023-12-18 15:26:45 +08:00
Liphen 6f065a9c67 perf: 缩减op信号,增加bru 2023-12-13 19:40:01 +08:00
Liphen 908fd0a377 增加mmio 2023-12-13 17:59:38 +08:00
Liphen 6bd22ee617 refactor(issue): 美化代码 2023-12-13 16:31:36 +08:00
Liphen 6678952dde Remove unused code and update variable assignment in Core and Ctrl classes 2023-12-11 15:20:40 +08:00
Liphen 452b8ad995 删除mem_wreg 2023-12-10 22:23:22 +08:00
Liphen 2a16d26278 feat: 通过所有测试用例 2023-12-07 21:14:40 +08:00
Liphen f7ee8c4c87 成功生成verilog 2023-12-07 16:08:45 +08:00