yystopf
/
riscv-lab
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

fix(mem): ld相关读错误

This commit is contained in:
Liphen 2023-11-28 15:24:00 +08:00
parent 588d94988b
commit eab5da04cf
1 changed files with 1 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
chisel/playground/src/pipeline/memory/DataMemoryAccess.scala
View File

@ -59,8 +59,7 @@ class DataMemoryAccess(implicit val config: CpuConfig) extends Module {
"b111".U -> mem_rdata(63, 56) "b111".U -> mem_rdata(63, 56)
) )
) )
io.memoryUnit.out.rdata := LookupTree( io.memoryUnit.out.rdata := MuxLookup(op, rdata(XLEN - 1, 0))(
op,
List( List(
LSUOpType.lb -> SignedExtend(rdata(7, 0), XLEN), LSUOpType.lb -> SignedExtend(rdata(7, 0), XLEN),
LSUOpType.lh -> SignedExtend(rdata(15, 0), XLEN), LSUOpType.lh -> SignedExtend(rdata(15, 0), XLEN),