yystopf
/
riscv-lab
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

可以实现差分测试

This commit is contained in:
Liphen 2023-11-23 16:38:49 +08:00
parent 6fbb02fffc
commit 66b42d13f4
3 changed files with 4 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
chisel/Makefile
View File

@ -10,7 +10,8 @@ verilog:
mill -i __.test.runMain Elaborate -td $(BUILD_DIR) mill -i __.test.runMain Elaborate -td $(BUILD_DIR)
func: func:
# cp $(BUILD_DIR)/PuaCpu.v $(DIFF_DIR) $(MAKE) verilog
cp $(BUILD_DIR)/PuaCpu.v $(DIFF_DIR)
cd $(DIFF_WORK_DIR) && make func cd $(DIFF_WORK_DIR) && make func
test: test:

2
chisel/difftest

@ -1 +1 @@
Subproject commit 1f6c6a632c18a0fd1daf6b1c09a8fa56717b7679 Subproject commit 219f3b97c692c2b0c16aca7769487e3ab4fbe0a5

2
chisel/playground/src/CpuConfig.scala
View File

@ -11,7 +11,7 @@ case class CpuConfig(
val hasSMode: Boolean = false, // 是否有S模式 val hasSMode: Boolean = false, // 是否有S模式
val hasUMode: Boolean = false, // 是否有U模式 val hasUMode: Boolean = false, // 是否有U模式
// 模块配置 // 模块配置
val hasCommitBuffer: Boolean = false, // 是否有提交缓存 val hasCommitBuffer: Boolean = true, // 是否有提交缓存
val decoderNum: Int = 2, // 同时访问寄存器的指令数 val decoderNum: Int = 2, // 同时访问寄存器的指令数
val commitNum: Int = 2, // 同时提交的指令数 val commitNum: Int = 2, // 同时提交的指令数
val fuNum: Int = 2, // 功能单元数 val fuNum: Int = 2, // 功能单元数