yystopf
/
riscv-lab
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

style: 修改全加器顶层模块格式

This commit is contained in:
Liphen 2023-11-03 15:37:47 +08:00
parent 5b775df08a
commit 2182d0f464
1 changed files with 7 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
doc/数字电路实验/全加器/全加器.md
View File

@ -47,7 +47,7 @@ module FullAdder (
output wire Cout
);
// TODO：你的代码实现
// TODO：你的代码实现
endmodule