yystopf
/
riscv-lab
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

fix(fu): 提前访存地址生成错误

This commit is contained in:
Liphen 2023-12-26 14:56:25 +08:00
parent c112df3e35
commit 4355bc3b5d
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
chisel/playground/src/pipeline/execute/Fu.scala
View File

@ -81,9 +81,9 @@ class Fu(implicit val config: CpuConfig) extends Module {
val mem_addr = Seq.tabulate(config.commitNum)(i => val mem_addr = Seq.tabulate(config.commitNum)(i =>
Mux( Mux(
LSUOpType.isLoad(io.inst(i).info.op), LSUOpType.isAMO(io.inst(i).info.op),
io.inst(i).src_info.src1_data + io.inst(i).info.imm, io.inst(i).src_info.src1_data,
io.inst(i).src_info.src1_data io.inst(i).src_info.src1_data + io.inst(i).info.imm
) )
) )
io.dataMemory.addr := Mux(io.inst(0).info.fusel === FuType.lsu, mem_addr(0), mem_addr(1)) io.dataMemory.addr := Mux(io.inst(0).info.fusel === FuType.lsu, mem_addr(0), mem_addr(1))