openharmony_ci
|
a4c14e1614
|
!13 支持使用默认中断矢量寄存器地址
Merge pull request !13 from likailong/master
|
2021-01-11 18:43:34 +08:00 |
likailong
|
c766d49a4d
|
Description: support original vector base address
Reviewed-by: shenwei
|
2021-01-11 11:04:40 +08:00 |
zhushengle
|
6252cad79b
|
update kernel/arch/risc-v/asm/soc_common.h.
|
2021-01-09 16:08:14 +08:00 |
likailong
|
5cee04fb0c
|
Description: support original vector base address
Reviewed-by: shenwei
|
2021-01-08 19:04:35 +08:00 |
likailong
|
992410db46
|
Description: fix float-abi=soft bug
Reviewed-by: shenwei
|
2021-01-08 08:50:29 +08:00 |
lixilun
|
f4d93476d6
|
Description: Port NUCLEO-F767ZI as an example.
Reviewed-by: likailong
Change-Id: I13482a4d1933de607c4782f71cf285c6602ee1db
|
2021-01-07 14:59:06 +08:00 |
zhushengle
|
df9dc72e45
|
Description:The interrupt handling interface supports multiple architectures.
Reviewed-by:likailong
Change-Id: I9d6e40f6889ff6a8e3de2054b979b8dece3584a5
|
2020-12-31 16:24:40 +08:00 |
lixilun@huawei.com
|
87dc04812d
|
Description: Port Cortex-M7
Reviewed-by: Likailong
Change-Id: I10bd6fc60111c3059fcc5b4d0d36d13790e5b73d
|
2020-12-23 02:36:06 +00:00 |
Caoruihong
|
1405111aa9
|
Description: refactor
Reviewed-by: likailong
|
2020-12-16 17:30:08 +08:00 |
zhushengle
|
64c784bb46
|
move riscv32 qemu form liteos_m to /device/qemu
|
2020-12-10 17:48:32 +08:00 |
likailong
|
72c4acf01e
|
Description: liteos-m refactoring
Reviewed-by: wangmihu, zhushengle
|
2020-12-02 19:40:34 +08:00 |
zhushengle
|
82082fc0e6
|
Description:Liteos_m Support risc-v
Reviewed-by:likailong, zhangfanfan
|
2020-11-27 15:20:02 +08:00 |
l00278955
|
07d25a8ae8
|
Description: liteos-m refactoring
Reviewed-by: liulei, shenwei
Change-Id: I7baba352c02b78aefc81fc5eca000d840d3b2fe3
|
2020-11-13 09:55:39 +08:00 |
wenjun
|
dc16ffa8cb
|
add OpenHarmony 1.0 baseline
|
2020-09-08 16:46:24 +08:00 |