Octavian Maghiar e4586e81b8 [RISC-V] Add RISC-V Vector 128-bit target ...

Current RVV x280 target depends on vlen=512-bits for Level 3 operations.
Commit adds generic target that supports vlen=128-bits.
New target uses the same scalable kernels as x280 for Level 1&2 operations, and autogenerated kernels for Level 3 operations.
Functional correctness of Level 3 operations tested on vlen=128-bits using QEMU v8.1.1 for ctests and BLAS-Tester.

2023-12-04 11:02:18 +00:00

42 KiB

Raw Permalink Blame History

View Raw