yystopf
/
riscv-lab
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

增加firtool

This commit is contained in:
Liphen 2024-04-02 12:18:19 +08:00
parent 64336aaf1c
commit e03e7917db
4 changed files with 5 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
.gitignore vendored
View File

@ -1,7 +1,3 @@
prj/simulation/icarus/
user/src/test.v
user/sim/wave.vcd
user/sim/testbench.v
*.~vsdx *.~vsdx
*.pdf *.pdf
~*.xlsx ~*.xlsx
@ -10,3 +6,4 @@ user/sim/testbench.v
*.~vsd *.~vsd
.vscode/ .vscode/
.metals/

1
chisel/.gitignore vendored
View File

@ -13,6 +13,7 @@
!build.sc !build.sc
!README.md !README.md
!playground/doc/* !playground/doc/*
!utils/*
build/ build/
# mill # mill

2
chisel/utils/firtool Normal file
View File

@ -0,0 +1,2 @@
#!/usr/bin/env bash
firtool.elf.strip --lowering-options=disallowLocalVariables,disallowPackedArrays,locationInfoStyle=wrapInAtSquareBracket $@

BIN
chisel/utils/firtool.elf.strip Normal file
View File

Binary file not shown.