yystopf
/
riscv-lab
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

更新项目结构

This commit is contained in:
Liphen 2024-05-06 15:54:28 +08:00
parent e03e7917db
commit 16043c72a0
2 changed files with 6 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
chisel/Makefile
View File

@ -1,6 +1,6 @@
BUILD_DIR = ./build BUILD_DIR = ./build
DIFF_DIR = ../difftest/core DIFF_DIR = ../difftest/core
DIFF_WORK_DIR = ../difftest/test/test_workbench/sim DIFF_WORK_DIR = ../difftest/test/sim
export PATH := $(PATH):$(abspath ./utils) export PATH := $(PATH):$(abspath ./utils)
@ -9,10 +9,10 @@ verilog:
mkdir -p $(BUILD_DIR) mkdir -p $(BUILD_DIR)
mill -i __.test.runMain Elaborate -td $(BUILD_DIR) mill -i __.test.runMain Elaborate -td $(BUILD_DIR)
# func: func:
# $(MAKE) verilog $(MAKE) verilog
# cp $(BUILD_DIR)/PuaCpu.v $(DIFF_DIR) cp $(BUILD_DIR)/PuaCpu.v $(DIFF_DIR)
# cd $(DIFF_WORK_DIR) && make func cd $(DIFF_WORK_DIR) && make func
test: test:
@echo "make test" @echo "make test"

2
difftest

@ -1 +1 @@
Subproject commit 1cc25d6abc214775b47d467b8fb16ceed814ffd6 Subproject commit 2207e5e02ef77abe5d48fdf8ec2174107cc05c1d