task: risc-v系统异常时取消对medeleg寄存器的保存
部分开源架构不支持该寄存器,且非常用寄存器 Close #I60IS5 Signed-off-by: zhushengle <zhushengle@huawei.com> Change-Id: I8db31f84a24cc6143513c725691e4ba780ca99e9
This commit is contained in:
parent
2f08268983
commit
914913fab6
|
@ -139,8 +139,7 @@ HalTrapEntry:
|
||||||
sw a0, 0 * REGBYTES(sp)
|
sw a0, 0 * REGBYTES(sp)
|
||||||
csrr t0, mtval
|
csrr t0, mtval
|
||||||
sw t0, 1 * REGBYTES(sp)
|
sw t0, 1 * REGBYTES(sp)
|
||||||
csrr t0, medeleg
|
sw zero, 2 * REGBYTES(sp)
|
||||||
sw t0, 2 * REGBYTES(sp)
|
|
||||||
sw gp, 3 * REGBYTES(sp)
|
sw gp, 3 * REGBYTES(sp)
|
||||||
mv a0, sp
|
mv a0, sp
|
||||||
csrw mscratch, sp
|
csrw mscratch, sp
|
||||||
|
|
Loading…
Reference in New Issue