yystopf/openharmony_kernel_liteos_m
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

fix:correct spelling

Browse Source 
corrent those typos in log_debug.h los_exc.S

close https://gitee.com/openharmony/kernel_liteos_m/issues/I3PVZV
This commit is contained in:
rtos-lover
2021-05-08 10:00:57 +08:00
parent 167b4d0c37
commit 02ac3ade30
9 changed files with 32 additions and 32 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
targets/riscv_nuclei_demo_soc_gcc/SoC/demosoc/Common/Source/GCC/startup_demosoc.S
View File

@@ -191,7 +191,7 @@ _start:
csrs CSR_MMISC_CTL, t0
/*
* Intialize ECLIC vector interrupt
* Initialize ECLIC vector interrupt
* base address mtvt to vector_base
*/
la t0, vector_base
@@ -200,7 +200,7 @@ _start:
/*
* Set ECLIC non-vector entry to be controlled
* by mtvt2 CSR register.
* Intialize ECLIC non-vector interrupt
* Initialize ECLIC non-vector interrupt
* base address mtvt2 to irq_entry.
*/
la t0, irq_entry

4
targets/riscv_nuclei_gd32vf103_soc_gcc/SoC/gd32vf103/Common/Source/GCC/startup_gd32vf103.S
View File

@@ -255,7 +255,7 @@ _start0800:
csrs CSR_MMISC_CTL, t0
/*
* Intialize ECLIC vector interrupt
* Initialize ECLIC vector interrupt
* base address mtvt to vector_base
*/
la t0, vector_base
@@ -264,7 +264,7 @@ _start0800:
/*
* Set ECLIC non-vector entry to be controlled
* by mtvt2 CSR register.
* Intialize ECLIC non-vector interrupt
* Initialize ECLIC non-vector interrupt
* base address mtvt2 to irq_entry.
*/
la t0, irq_entry