张超杰
217 lines
9.4 KiB
C
217 lines
9.4 KiB
C
/**
|
|
* @file board.c
|
|
* @brief relative configure for rt1602xb board
|
|
* @version 1.0
|
|
* @author AIIT XUOS Lab
|
|
* @date 2025.05.23
|
|
*/
|
|
|
|
/*************************************************
|
|
File name: board.c
|
|
Description: support rt1602xb board init function
|
|
Others: take SDK_25_03_00_MIMXR for references
|
|
History:
|
|
1. Date: 2025-05-23
|
|
Author: AIIT XUOS Lab
|
|
Modification:
|
|
1. support rt1602xb board MPU, Clock, Memory init
|
|
2. support rt1602xb board uart
|
|
*************************************************/
|
|
|
|
#include "board.h"
|
|
|
|
/* MPU configuration. */
|
|
void BOARD_ConfigMPU(void)
|
|
{
|
|
#if defined(__CC_ARM) || defined(__ARMCC_VERSION)
|
|
extern uint32_t Image$$RW_m_ncache$$Base[];
|
|
/* RW_m_ncache_unused is a auxiliary region which is used to get the whole size of noncache section */
|
|
extern uint32_t Image$$RW_m_ncache_unused$$Base[];
|
|
extern uint32_t Image$$RW_m_ncache_unused$$ZI$$Limit[];
|
|
uint32_t nonCacheStart = (uint32_t)Image$$RW_m_ncache$$Base;
|
|
uint32_t size = ((uint32_t)Image$$RW_m_ncache_unused$$Base == nonCacheStart) ?
|
|
0 :
|
|
((uint32_t)Image$$RW_m_ncache_unused$$ZI$$Limit - nonCacheStart);
|
|
#elif defined(__MCUXPRESSO)
|
|
extern uint32_t __base_NCACHE_REGION;
|
|
extern uint32_t __top_NCACHE_REGION;
|
|
uint32_t nonCacheStart = (uint32_t)(&__base_NCACHE_REGION);
|
|
uint32_t size = (uint32_t)(&__top_NCACHE_REGION) - nonCacheStart;
|
|
#elif defined(__ICCARM__) || defined(__GNUC__)
|
|
extern uint32_t __NCACHE_REGION_START[];
|
|
extern uint32_t __NCACHE_REGION_SIZE[];
|
|
uint32_t nonCacheStart = (uint32_t)__NCACHE_REGION_START;
|
|
uint32_t size = (uint32_t)__NCACHE_REGION_SIZE;
|
|
#endif
|
|
volatile uint32_t i = 0;
|
|
|
|
/* Disable I cache and D cache */
|
|
if (SCB_CCR_IC_Msk == (SCB_CCR_IC_Msk & SCB->CCR))
|
|
{
|
|
SCB_DisableICache();
|
|
}
|
|
if (SCB_CCR_DC_Msk == (SCB_CCR_DC_Msk & SCB->CCR))
|
|
{
|
|
SCB_DisableDCache();
|
|
}
|
|
|
|
/* Disable MPU */
|
|
ARM_MPU_Disable();
|
|
|
|
/* MPU configure:
|
|
* Use ARM_MPU_RASR(DisableExec, AccessPermission, TypeExtField, IsShareable, IsCacheable, IsBufferable,
|
|
* SubRegionDisable, Size)
|
|
* API in mpu_armv7.h.
|
|
* param DisableExec Instruction access (XN) disable bit,0=instruction fetches enabled, 1=instruction fetches
|
|
* disabled.
|
|
* param AccessPermission Data access permissions, allows you to configure read/write access for User and
|
|
* Privileged mode.
|
|
* Use MACROS defined in mpu_armv7.h:
|
|
* ARM_MPU_AP_NONE/ARM_MPU_AP_PRIV/ARM_MPU_AP_URO/ARM_MPU_AP_FULL/ARM_MPU_AP_PRO/ARM_MPU_AP_RO
|
|
* Combine TypeExtField/IsShareable/IsCacheable/IsBufferable to configure MPU memory access attributes.
|
|
* TypeExtField IsShareable IsCacheable IsBufferable Memory Attribute Shareability Cache
|
|
* 0 x 0 0 Strongly Ordered shareable
|
|
* 0 x 0 1 Device shareable
|
|
* 0 0 1 0 Normal not shareable Outer and inner write
|
|
* through no write allocate
|
|
* 0 0 1 1 Normal not shareable Outer and inner write
|
|
* back no write allocate
|
|
* 0 1 1 0 Normal shareable Outer and inner write
|
|
* through no write allocate
|
|
* 0 1 1 1 Normal shareable Outer and inner write
|
|
* back no write allocate
|
|
* 1 0 0 0 Normal not shareable outer and inner
|
|
* noncache
|
|
* 1 1 0 0 Normal shareable outer and inner
|
|
* noncache
|
|
* 1 0 1 1 Normal not shareable outer and inner write
|
|
* back write/read acllocate
|
|
* 1 1 1 1 Normal shareable outer and inner write
|
|
* back write/read acllocate
|
|
* 2 x 0 0 Device not shareable
|
|
* Above are normal use settings, if your want to see more details or want to config different inner/outer cache
|
|
* policy.
|
|
* please refer to Table 4-55 /4-56 in arm cortex-M7 generic user guide <dui0646b_cortex_m7_dgug.pdf>
|
|
* param SubRegionDisable Sub-region disable field. 0=sub-region is enabled, 1=sub-region is disabled.
|
|
* param Size Region size of the region to be configured. use ARM_MPU_REGION_SIZE_xxx MACRO in
|
|
* mpu_armv7.h.
|
|
*/
|
|
|
|
/*
|
|
* Add default region to deny access to whole address space to workaround speculative prefetch.
|
|
* Refer to Arm errata 1013783-B for more details.
|
|
*
|
|
*/
|
|
/* Region 0 setting: Instruction access disabled, No data access permission. */
|
|
MPU->RBAR = ARM_MPU_RBAR(0, 0x00000000U);
|
|
MPU->RASR = ARM_MPU_RASR(1, ARM_MPU_AP_NONE, 0, 0, 0, 0, 0, ARM_MPU_REGION_SIZE_4GB);
|
|
|
|
/* Region 1 setting: Memory with Device type, not shareable, non-cacheable. */
|
|
MPU->RBAR = ARM_MPU_RBAR(1, 0x80000000U);
|
|
MPU->RASR = ARM_MPU_RASR(0, ARM_MPU_AP_FULL, 2, 0, 0, 0, 0, ARM_MPU_REGION_SIZE_512MB);
|
|
|
|
/* Region 2 setting: Memory with Device type, not shareable, non-cacheable. */
|
|
MPU->RBAR = ARM_MPU_RBAR(2, 0x60000000U);
|
|
MPU->RASR = ARM_MPU_RASR(0, ARM_MPU_AP_FULL, 2, 0, 0, 0, 0, ARM_MPU_REGION_SIZE_512MB);
|
|
|
|
#if defined(XIP_EXTERNAL_FLASH) && (XIP_EXTERNAL_FLASH == 1)
|
|
/* Region 3 setting: Memory with Normal type, not shareable, outer/inner write back. */
|
|
MPU->RBAR = ARM_MPU_RBAR(3, 0x60000000U);
|
|
MPU->RASR = ARM_MPU_RASR(0, ARM_MPU_AP_RO, 0, 0, 1, 1, 0, ARM_MPU_REGION_SIZE_8MB);
|
|
#endif
|
|
|
|
/* Region 4 setting: Memory with Device type, not shareable, non-cacheable. */
|
|
MPU->RBAR = ARM_MPU_RBAR(4, 0x00000000U);
|
|
MPU->RASR = ARM_MPU_RASR(0, ARM_MPU_AP_FULL, 2, 0, 0, 0, 0, ARM_MPU_REGION_SIZE_1GB);
|
|
|
|
/* Region 5 setting: Memory with Normal type, not shareable, outer/inner write back */
|
|
MPU->RBAR = ARM_MPU_RBAR(5, 0x00000000U);
|
|
MPU->RASR = ARM_MPU_RASR(0, ARM_MPU_AP_FULL, 0, 0, 1, 1, 0, ARM_MPU_REGION_SIZE_128KB);
|
|
|
|
/* Region 6 setting: Memory with Normal type, not shareable, outer/inner write back */
|
|
MPU->RBAR = ARM_MPU_RBAR(6, 0x20000000U);
|
|
MPU->RASR = ARM_MPU_RASR(0, ARM_MPU_AP_FULL, 0, 0, 1, 1, 0, ARM_MPU_REGION_SIZE_128KB);
|
|
|
|
/* Region 7 setting: Memory with Normal type, not shareable, outer/inner write back */
|
|
MPU->RBAR = ARM_MPU_RBAR(7, 0x20200000U);
|
|
MPU->RASR = ARM_MPU_RASR(0, ARM_MPU_AP_FULL, 0, 0, 1, 1, 0, ARM_MPU_REGION_SIZE_512KB);
|
|
|
|
/* Region 8 setting: Memory with Normal type, not shareable, outer/inner write back */
|
|
MPU->RBAR = ARM_MPU_RBAR(8, 0x20280000U);
|
|
MPU->RASR = ARM_MPU_RASR(0, ARM_MPU_AP_FULL, 0, 0, 1, 1, 0, ARM_MPU_REGION_SIZE_256KB);
|
|
|
|
/* When cache is enabled, Cortex-M7 core may perform speculative accesses
|
|
* to those memory with Normal type, even software doesn't require explicitly.
|
|
* So, must not set SDRAM region as Normal type for those cases whose SDRAM
|
|
* is not initialized, otherwise there may be unpredictable bus hang and finally
|
|
* system crach.
|
|
* More details about speculative accesses can be seen on Arm errata 1013783-B.
|
|
* Here, SKIP_SYSCLK_INIT is used to determine if SDRAM is initialized(accessable).
|
|
*/
|
|
#ifdef SKIP_SYSCLK_INIT
|
|
/* Region 9 setting: Memory with Normal type, not shareable, outer/inner write back */
|
|
MPU->RBAR = ARM_MPU_RBAR(9, 0x80000000U);
|
|
MPU->RASR = ARM_MPU_RASR(0, ARM_MPU_AP_FULL, 0, 0, 1, 1, 0, ARM_MPU_REGION_SIZE_32MB);
|
|
#endif
|
|
|
|
while ((size >> i) > 0x1U)
|
|
{
|
|
i++;
|
|
}
|
|
|
|
if (i != 0)
|
|
{
|
|
/* The MPU region size should be 2^N, 5<=N<=32, region base should be multiples of size. */
|
|
assert(!(nonCacheStart % size));
|
|
assert(size == (uint32_t)(1 << i));
|
|
assert(i >= 5);
|
|
|
|
/* Region 10 setting: Memory with Normal type, not shareable, non-cacheable */
|
|
MPU->RBAR = ARM_MPU_RBAR(10, nonCacheStart);
|
|
MPU->RASR = ARM_MPU_RASR(0, ARM_MPU_AP_FULL, 1, 0, 0, 0, 0, i - 1);
|
|
}
|
|
|
|
/* Region 10 setting: Memory with Device type, not shareable, non-cacheable */
|
|
MPU->RBAR = ARM_MPU_RBAR(11, 0x40000000);
|
|
MPU->RASR = ARM_MPU_RASR(0, ARM_MPU_AP_FULL, 2, 0, 0, 0, 0, ARM_MPU_REGION_SIZE_4MB);
|
|
|
|
/* Region 12 setting: Memory with Device type, not shareable, non-cacheable */
|
|
MPU->RBAR = ARM_MPU_RBAR(12, 0x42000000);
|
|
MPU->RASR = ARM_MPU_RASR(0, ARM_MPU_AP_FULL, 2, 0, 0, 0, 0, ARM_MPU_REGION_SIZE_1MB);
|
|
|
|
/* Enable MPU */
|
|
ARM_MPU_Enable(MPU_CTRL_PRIVDEFENA_Msk | MPU_CTRL_HFNMIENA_Msk);
|
|
|
|
/* Enable I cache and D cache */
|
|
SCB_EnableDCache();
|
|
SCB_EnableICache();
|
|
}
|
|
|
|
|
|
/* This is the timer interrupt service routine. */
|
|
void SysTick_Handler(int irqn, void *arg)
|
|
{
|
|
TickAndTaskTimesliceUpdate();
|
|
}
|
|
|
|
/**
|
|
* This function will initial rt1050 board.
|
|
*/
|
|
void InitBoardHardware()
|
|
{
|
|
BOARD_ConfigMPU();
|
|
BOARD_InitBootPins();
|
|
BOARD_InitBootClocks();
|
|
|
|
/* Just enable the trace clock, leave coresight initialization to IDE debugger */
|
|
SystemCoreClockUpdate();
|
|
CLOCK_EnableClock(kCLOCK_Trace);
|
|
|
|
#ifdef BSP_USING_LPUART
|
|
HwUsartInit();
|
|
#endif
|
|
InitBoardMemory((void *)HEAP_BEGIN, (void *)HEAP_END);
|
|
InstallConsole(KERNEL_CONSOLE_BUS_NAME, KERNEL_CONSOLE_DRV_NAME, KERNEL_CONSOLE_DEVICE_NAME);
|
|
}
|
|
|