332 lines
8.4 KiB
ArmAsm
332 lines
8.4 KiB
ArmAsm
/*******************************************************************************
|
|
Copyright (c) 2024, The OpenBLAS Project
|
|
All rights reserved.
|
|
Redistribution and use in source and binary forms, with or without
|
|
modification, are permitted provided that the following conditions are
|
|
met:
|
|
1. Redistributions of source code must retain the above copyright
|
|
notice, this list of conditions and the following disclaimer.
|
|
2. Redistributions in binary form must reproduce the above copyright
|
|
notice, this list of conditions and the following disclaimer in
|
|
the documentation and/or other materials provided with the
|
|
distribution.
|
|
3. Neither the name of the OpenBLAS project nor the names of
|
|
its contributors may be used to endorse or promote products
|
|
derived from this software without specific prior written permission.
|
|
THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
|
|
AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
ARE DISCLAIMED. IN NO EVENT SHALL THE OPENBLAS PROJECT OR CONTRIBUTORS BE
|
|
LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
|
|
DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
|
|
SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
|
|
CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
|
|
OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE
|
|
USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*******************************************************************************/
|
|
#define ASSEMBLER
|
|
|
|
#include "common.h"
|
|
|
|
/* Function parameters */
|
|
#define M $r4 // param 1: m
|
|
#define N $r5 // param 2: n
|
|
#define SRC $r6 // param 3: src
|
|
#define LDA $r7 // param 4: lda
|
|
#define DST $r8 // param 5: dst
|
|
|
|
#define I $r9
|
|
#define J $r10
|
|
#define S1 $r12
|
|
#define S2 $r13
|
|
#define S3 $r14
|
|
#define S4 $r15
|
|
#define S5 $r16
|
|
#define S6 $r17
|
|
#define S7 $r18
|
|
#define TD $r20
|
|
#define TS $r11
|
|
#define TL $r19
|
|
#define T0 $r23
|
|
#define ZERO $r0
|
|
|
|
#define F0 $f0
|
|
#define F1 $f1
|
|
#define F2 $f2
|
|
#define F3 $f3
|
|
#define F4 $f4
|
|
#define F5 $f5
|
|
#define F6 $f6
|
|
#define F7 $f7
|
|
|
|
/* LSX vectors */
|
|
#define U0 $vr0
|
|
#define U1 $vr1
|
|
#define U2 $vr2
|
|
#define U3 $vr3
|
|
#define U4 $vr4
|
|
#define U5 $vr5
|
|
#define U6 $vr6
|
|
#define U7 $vr7
|
|
#define U8 $vr8
|
|
#define U9 $vr9
|
|
#define U10 $vr10
|
|
#define U11 $vr11
|
|
#define U12 $vr12
|
|
#define U13 $vr13
|
|
#define U14 $vr14
|
|
#define U15 $vr15
|
|
|
|
PROLOGUE
|
|
|
|
addi.d $sp, $sp, -8
|
|
SDARG $r23, $sp, 0
|
|
|
|
move TD, DST //boffset
|
|
move TS, SRC //aoffset
|
|
|
|
slli.d TL, LDA, 0x03
|
|
slli.d TL, TL, 0x01
|
|
|
|
srai.d J, N, 0x02
|
|
beq J, ZERO, .L_N0
|
|
|
|
.L_J1: /* J-- */
|
|
move S1, TS
|
|
add.d S2, S1, TL
|
|
add.d S3, S2, TL
|
|
add.d S4, S3, TL
|
|
|
|
slli.d T0, TL, 0x02
|
|
add.d TS, TS, T0
|
|
|
|
srai.d I, M, 0x02
|
|
beq I, ZERO, .L_I3
|
|
|
|
.L_I1: /* I-- */
|
|
vld U0, S1, 0x00
|
|
vld U1, S1, 0x10
|
|
vld U2, S1, 0x20
|
|
vld U3, S1, 0x30
|
|
|
|
vld U4, S2, 0x00
|
|
vld U5, S2, 0x10
|
|
vld U6, S2, 0x20
|
|
vld U7, S2, 0x30
|
|
|
|
vld U8, S3, 0x00
|
|
vld U9, S3, 0x10
|
|
vld U10, S3, 0x20
|
|
vld U11, S3, 0x30
|
|
|
|
vld U12, S4, 0x00
|
|
vld U13, S4, 0x10
|
|
vld U14, S4, 0x20
|
|
vld U15, S4, 0x30
|
|
|
|
vst U0, TD, 0x00
|
|
vst U4, TD, 0x10
|
|
vst U8, TD, 0x20
|
|
vst U12, TD, 0x30
|
|
|
|
vst U1, TD, 0x40
|
|
vst U5, TD, 0x50
|
|
vst U9, TD, 0x60
|
|
vst U13, TD, 0x70
|
|
|
|
vst U2, TD, 0x80
|
|
vst U6, TD, 0x90
|
|
vst U10, TD, 0xa0
|
|
vst U14, TD, 0xb0
|
|
|
|
vst U3, TD, 0xc0
|
|
vst U7, TD, 0xd0
|
|
vst U11, TD, 0xe0
|
|
vst U15, TD, 0xf0
|
|
|
|
addi.d S1, S1, 0x40 // a_offset
|
|
addi.d S2, S2, 0x40
|
|
addi.d S3, S3, 0x40
|
|
addi.d S4, S4, 0x40
|
|
addi.d TD, TD, 0x100 // b_offset
|
|
|
|
addi.d I, I, -1
|
|
blt ZERO, I, .L_I1
|
|
|
|
.L_I3: /* if(m&2) */
|
|
andi I, M, 0x02
|
|
beq I, ZERO, .L_II20
|
|
|
|
vld U0, S1, 0x00
|
|
vld U1, S1, 0x10
|
|
|
|
vld U2, S2, 0x00
|
|
vld U3, S2, 0x10
|
|
|
|
vld U4, S3, 0x00
|
|
vld U5, S3, 0x10
|
|
|
|
vld U6, S4, 0x00
|
|
vld U7, S4, 0x10
|
|
|
|
vst U0, TD, 0x00
|
|
vst U2, TD, 0x10
|
|
vst U4, TD, 0x20
|
|
vst U6, TD, 0x30
|
|
|
|
vst U1, TD, 0x40
|
|
vst U3, TD, 0x50
|
|
vst U5, TD, 0x60
|
|
vst U7, TD, 0x70
|
|
|
|
addi.d S1, S1, 0x20
|
|
addi.d S2, S2, 0x20
|
|
addi.d S3, S3, 0x20
|
|
addi.d S4, S4, 0x20
|
|
addi.d TD, TD, 0x80
|
|
|
|
.L_II20: /* if(m&1) */
|
|
andi I, M, 0x01
|
|
beq I, ZERO, .L_J0
|
|
|
|
vld U0, S1, 0x00
|
|
vld U1, S2, 0x00
|
|
vld U2, S3, 0x00
|
|
vld U3, S4, 0x00
|
|
|
|
vst U0, TD, 0x00
|
|
vst U1, TD, 0x10
|
|
vst U2, TD, 0x20
|
|
vst U3, TD, 0x30
|
|
|
|
addi.d TD, TD, 0x40
|
|
|
|
.L_J0:
|
|
addi.d J, J, -1
|
|
blt ZERO, J, .L_J1
|
|
|
|
.L_N0: /* if(n&2) */
|
|
andi I, N, 0x02
|
|
beq ZERO, I, .L_N20
|
|
|
|
move S1, TS
|
|
add.d S2, S1, TL
|
|
|
|
slli.d T0, TL, 0x01
|
|
add.d TS, TS, T0
|
|
|
|
srai.d I, M, 0x02
|
|
beq ZERO, I, .L_N10
|
|
|
|
.L_N11: /* if(i>0) */
|
|
vld U0, S1, 0x00
|
|
vld U1, S1, 0x10
|
|
vld U2, S1, 0x20
|
|
vld U3, S1, 0x30
|
|
|
|
vld U4, S2, 0x00
|
|
vld U5, S2, 0x10
|
|
vld U6, S2, 0x20
|
|
vld U7, S2, 0x30
|
|
|
|
vst U0, TD, 0x00
|
|
vst U4, TD, 0x10
|
|
vst U1, TD, 0x20
|
|
vst U5, TD, 0x30
|
|
|
|
vst U2, TD, 0x40
|
|
vst U6, TD, 0x50
|
|
vst U3, TD, 0x60
|
|
vst U7, TD, 0x70
|
|
|
|
addi.d S1, S1, 0x40 // a_offset
|
|
addi.d S2, S2, 0x40
|
|
addi.d TD, TD, 0x80 // b_offset
|
|
|
|
addi.d I, I, -1
|
|
blt ZERO, I, .L_N11
|
|
|
|
.L_N10: /* if(m&2) */
|
|
andi I, M, 0x02
|
|
beq I, ZERO, .L_N130
|
|
|
|
vld U0, S1, 0x00
|
|
vld U1, S1, 0x10
|
|
|
|
vld U2, S2, 0x00
|
|
vld U3, S2, 0x10
|
|
|
|
vst U0, TD, 0x00
|
|
vst U2, TD, 0x10
|
|
vst U1, TD, 0x20
|
|
vst U3, TD, 0x30
|
|
|
|
addi.d S1, S1, 0x20 // a_offset
|
|
addi.d S2, S2, 0x20
|
|
addi.d TD, TD, 0x40 // b_offset
|
|
|
|
.L_N130: /* if(m&1) */
|
|
andi I, M, 0x01
|
|
beq I, ZERO, .L_N20
|
|
|
|
vld U0, S1, 0x00
|
|
vld U1, S2, 0x00
|
|
|
|
vst U0, TD, 0x00
|
|
vst U1, TD, 0x10
|
|
|
|
addi.d TD, TD, 0x20
|
|
|
|
.L_N20: /* if(n&1) */
|
|
andi I, N, 0x01
|
|
beq I, ZERO, .L_N00
|
|
|
|
move S1, TS
|
|
srai.d I, M, 0x02
|
|
|
|
beq I, ZERO, .L_N30
|
|
|
|
.L_N21: /* if(i>0) */
|
|
vld U0, S1, 0x00
|
|
vld U1, S1, 0x10
|
|
vld U2, S1, 0x20
|
|
vld U3, S1, 0x30
|
|
|
|
vst U0, TD, 0x00
|
|
vst U1, TD, 0x10
|
|
vst U2, TD, 0x20
|
|
vst U3, TD, 0x30
|
|
|
|
addi.d S1, S1, 0x40 // aoffset1
|
|
addi.d TD, TD, 0x40 // b_offset
|
|
|
|
addi.d I, I, -1
|
|
blt ZERO, I, .L_N21
|
|
|
|
.L_N30: /* if(m&2) */
|
|
andi I, M, 0x02
|
|
beq I, ZERO, .L_N330
|
|
|
|
vld U0, S1, 0x00
|
|
vld U1, S1, 0x10
|
|
|
|
vst U0, TD, 0x00
|
|
vst U1, TD, 0x10
|
|
|
|
addi.d S1, S1, 0x20 // aoffset1
|
|
addi.d TD, TD, 0x20 // b_offset
|
|
|
|
.L_N330: /* if(m&1) */
|
|
andi I, M, 0x01
|
|
beq I, ZERO, .L_N00
|
|
|
|
vld U0, S1, 0x00
|
|
|
|
vst U0, TD, 0x00
|
|
|
|
.L_N00:
|
|
LDARG $r23, $sp, 0
|
|
addi.d $sp, $sp, 8
|
|
jirl $r0, $r1, 0x00
|
|
|
|
EPILOGUE |