5c3169ecd8
Using 256-bit registers in dscal makes this microkernel consistent with cscal and zscal, and generally doubles performance if the vector fits in L1 cache.
4.9 KiB
4.9 KiB