Shivraj Patil
|
beb1d076a4
|
Added MSA optimization for GEMV_N, GEMV_T, ASUM, DOT functions
Signed-off-by: Shivraj Patil <shivraj.patil@imgtec.com>
|
2016-07-15 18:38:25 +05:30 |
|
Shivraj Patil
|
2c3dfe2bf3
|
MIPS P5600(32 bit) and I6400(64 bit) cores support added.
Seperated mips and mips64 files.
Configurations support for mips 32 bit.
Signed-off-by: Shivraj Patil <shivraj.patil@imgtec.com>
|
2016-04-22 14:03:18 +05:30 |
Ashwin Sekhar T K
|
f2f8a0fe8b
|
Adding arm64 target CORTEXA57
Co-Authored-By: Ralph Campbell <ralph.campbell@broadcom.com>
|
2015-11-09 14:15:50 +05:30 |
Fábio Perez
|
b8d64a856a
|
Add POWER7/POWER8 as targets
|
2015-08-05 11:02:39 -03:00 |
Zhang Xianyi
|
51ff17d46e
|
Add AMD Excavator target.
|
2015-05-13 16:16:30 -05:00 |
|
Zhang Xianyi
|
c674fa32be
|
Add ARM targets.
|
2015-03-24 12:17:04 -05:00 |
Werner Saar
|
4319769b79
|
added target processor STEAMROLLER
|
2014-12-28 20:16:46 +08:00 |
|
Zhang Xianyi
|
70d1ba09b2
|
Update the doc for target list.
|
2014-09-17 14:29:21 +08:00 |
Eliot Eshelman
|
9912dbbcf9
|
Add HASWELL to TargetList.txt
The Intel "Haswell" architecture is missing from the list of build targets.
|
2014-09-16 18:26:45 -04:00 |
Explorer09
|
309f90e563
|
TargetList.txt: minor re-ordering
|
2013-03-17 23:03:05 +08:00 |
|
Zhang Xianyi
|
bfaaa975e6
|
Added BULLDOZER target. So far it uses barcelona kernels.
|
2012-12-07 00:53:31 +08:00 |
Zhang Xianyi
|
d3b67d0bd8
|
Refs #113. Fixed the typo BOBCATE -> BOBCAT
|
2012-05-31 22:40:15 +08:00 |
|
Zhang Xianyi
|
d6cab3f37e
|
Refs #113. Support AMD Bobcate using Barcelona kernel codes. Replace 3DNow! with MMX.
|
2012-05-31 18:17:45 +08:00 |
|
Xianyi Zhang
|
19a48b82cf
|
Init Sandybridge codes based on Nehalem.
|
2012-03-30 20:01:03 +08:00 |
|
Xianyi Zhang
|
b8d93812f0
|
Added docs for make TARGET=your_cpu_target.
|
2011-04-22 22:07:46 +08:00 |