Commit Graph

115 Commits

Author SHA1 Message Date
Martin Kroeker 2c3b87a082
Add preliminary cpu autodetection for Zen5/5c 2024-10-08 23:07:42 +02:00
Martin Kroeker 1b8e40874e
Add autodetection support for Intel Granite Rapids as Sapphire Rapids 2024-08-15 09:33:42 +02:00
Martin Kroeker e706bc1ec0
Fix core assignment for Intel family 15 2024-07-09 20:22:56 +02:00
Martin Kroeker 3063d03021
Add another CPUID for Meteor Lake 2024-07-04 16:05:05 +02:00
Martin Kroeker 758279605f
Add support forZhaoxin KX7000 2024-06-20 09:21:06 +02:00
Martin Kroeker bbd227ce4a
Add Intel Meteor Lake and Emerald Rapids 2024-05-06 00:11:44 +02:00
Martin Kroeker 778e3b746a
Enable autodetection of current AMD cpus as their AVX512 Intel counterparts 2023-11-10 11:55:29 +01:00
Martin Kroeker ccbb91e4a7
fix improper function prototypes (empty parentheses) 2023-09-30 12:46:34 +02:00
Martin Kroeker 8da6aca2ec
Support Alder Lake N (fam 6 exmodel 11 model 14) as Haswell 2023-07-16 22:15:15 +02:00
Honglin Zhu f249ccb741 Fix spr sbgemm error 2023-05-19 10:48:18 +08:00
Honglin Zhu ac650225c1 Fix x86 detection error 2023-04-13 00:08:27 +08:00
linouxis9 280b6d57d1 Add more Intel Raptor Lake CPUIDs 2023-03-28 00:55:23 +02:00
Martin Kroeker 1865b15240
Add fallbacks to RaptorLake entry 2022-11-09 10:31:30 +01:00
Guillaume Horel e27ad3a6cc add raptor lake ids 2022-10-28 11:45:43 -04:00
JonasZhou 2d0ad89b0d Support Zhaoxin/Centaur kh40000 as ZEN
Signed-off-by: JonasZhou <JonasZhou@zhaoxin.com>
2022-03-10 15:08:38 +08:00
Martin Kroeker f7e8f9ec57
Support AVX512-enabled AlderLake 2022-02-07 00:00:15 +01:00
Martin Kroeker 9809931eb4
clean up unused variables and unreachable statements 2021-12-21 18:53:55 +01:00
Martin Kroeker faae86fba2
Add CPUIDs for Alder Lake and some other recent Intel cpus 2021-11-04 20:35:41 +01:00
Neutron3529 ead476025d
auto-detect for Intel i7-11800H 2021-10-27 14:16:37 +08:00
Wangyang Guo 3dc6052c7e initial support for Sapphire Rapids platform 2021-10-12 01:30:40 -07:00
JonasZhou 0fca36c8c3 Add cpu detection support for Zhaoxin processors
Signed-off-by: JonasZhou <JonasZhou@zhaoxin.com>
2021-07-12 13:43:45 +08:00
Martin Kroeker 4f4e286bf6
Fix copy-paste error in LIBCORE assignment for Tiger Lake 2021-07-10 18:20:40 +02:00
Martin Kroeker da623ae838
Add vendor string Shanghai as the successor to Centaur 2021-07-08 18:26:23 +02:00
Martin Kroeker 0d8d261dd4
Recognize newer Zhaoxin/Centaur cpus as Nehalem 2021-07-08 12:20:19 +02:00
Martin Kroeker 26e87ac517
Support Intel Ice Lake SP as Cooper Lake 2021-05-14 20:39:55 +02:00
Martin Kroeker ae53e3e233
Recognize Intel Tiger Lake as SkylakeX 2021-02-11 20:16:27 +01:00
Martin Kroeker 0f7776af0b
Add Intel Rocket Lake 2020-12-14 22:30:36 +01:00
Guillaume Horel 1f564d729b fix avx2 detection
reword commits to make it clearer
2020-10-31 10:00:48 -04:00
Chen, Guobing e740c4873d Enable COOPERLAKE build target
Enable new build target platform -- COOPERLAKE. This target platform
supports all the SKYLAKEX supported ISAs + avx512bf16. So all the
SKYLAKEX specific kernels/drivers and related code are now extended
to be also active on COOPERLAKE. Besides, new BF16 related kernels
are active under this target.
2020-08-13 06:18:00 +08:00
Martin Kroeker 200f5c44cc
Add AMD Renoir models and preliminary support for ZEN3 as ZEN2
also remap erroneous family 16 entry to BOBCAT and reclaim erroneous family 25 "Barcelona" for Zen3
2020-07-28 13:45:23 +00:00
Martin Kroeker 83f4746825
Add support for Comet Lake H and S 2020-06-27 14:41:24 +02:00
Matthew Treinish 2f9c10810c
Also set CPUTYPE in get_cpuname() 2020-06-25 15:53:56 -04:00
Matthew Treinish 2a91452bdd
Add cpu detection support for comet lake U
Comet Lake U CPUs have family: 6, model: 6, extended family: 0, and
extended model: 10 were not being correctly detected by GETARCH during
openblas builds and would show CORE=UNKNOWN and LIBCORE=unknown. This
commit adds the necessary information to cpuid_x86 to detect extended
family 10 model 6 and return the proper core information. It's
essentially just a skylake cpu, not skylake x, so I just took the used
the same return fields as skylake.
2020-06-25 11:32:09 -04:00
Martin Kroeker 303bdb673b
Fix coretype detection for Intel extended models 6 and 7
affecting Goldmont, Cannon Lake, Ice Lake autodetection
2020-02-10 19:17:32 +01:00
Martin Kroeker e9437eebd2
Restore Goldmont ID and improve QEMU support
#2283 had inadvertently removed Goldmont+, and cpuid was reporting a mix of Core2 and Pentium2 for some QEMU configurations
2019-10-24 18:45:27 +02:00
Martin Kroeker e8a2aed2b9
Support QEMU cpu calling itself 64bit AMD Athlon as well
Some QEMU instances pretend to be "AuthenticAMD" with the same family 6/model 6 even when running on an Intel host
(could be related to qemu or libvirt version and/or kvm availability). Also fix the define to depend on __x86_64__ set by the
compiler, the defines using __64BIT__ will only work for getarch_2nd.
2019-10-09 18:24:13 +02:00
Martin Kroeker f262031685
Support QEMU virtual cpu as CORE2
qemu itself claims it is a 64bit P6, which does not exist in the wild.
2019-10-08 22:30:02 +02:00
Martin Kroeker 6d8595351c
Add Intel Goldmont Plus CPUID
fixes #2227
2019-08-19 14:19:21 +02:00
Martin Kroeker b1393c7a97
Add Intel Denverton
for #2048
2019-03-12 16:03:56 +01:00
Martin Kroeker 83b5c6b92d
Fix compilation with NO_AVX=1 set
fixes #1974
2019-01-20 12:18:53 +01:00
caiyu 29dc72889f Add support for Hygon Dhyana 2019-01-16 14:25:19 +08:00
Martin Kroeker 00401489c2
Fix missing braces in support_avx() 2019-01-14 22:38:32 +01:00
Martin Kroeker 68eb3146ce
Add xcr0 (os support) check 2019-01-05 18:07:14 +01:00
Martin Kroeker 0afaae4b23
Query AVX2 and AVX512VL capability in x86 cpu detection 2019-01-05 16:58:56 +01:00
TiborGY 211120c508
Fix typo in UNKNOWN core name
Should be of no consequence, right?
2018-12-27 23:09:21 +01:00
Martin Kroeker 64ca44873b
Fix detection of Ryzen2 (missing CORE_ZEN) 2018-10-28 18:36:55 +01:00
Martin Kroeker 3f73e8b8cf
Add cpuid for AMD Ryzen 2
for #1664
2018-07-03 21:01:35 +02:00
Martin Kroeker 2d8cc7193a
Support upcoming Intel Cannon Lake CPUs as Skylake X (#1621)
* Support  upcoming Cannon Lake as Skylake X
2018-06-17 23:38:14 +02:00
Martin Kroeker dc9fe05ab5
Update cpuid_x86.c 2018-06-04 17:10:19 +02:00
Martin Kroeker 5a92b311e0
Separate Skylake X from Skylake 2018-06-03 23:29:07 +02:00