floraachy
/
OpenBLAS
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Set proper assembler arch for MIPS64 

Signed-off-by: Jiaxun Yang <jiaxun.yang@flygoat.com>
This commit is contained in:
Jiaxun Yang 2022-08-06 10:27:59 +01:00
parent fae9368f14
commit 4197c354fa
1 changed files with 11 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
common_mips64.h
View File

@ -86,7 +86,9 @@ static inline unsigned int rpcc(void){
//__asm__ __volatile__("dmfc0 %0, $25, 1": "=r"(tmp):: "memory"); //__asm__ __volatile__("dmfc0 %0, $25, 1": "=r"(tmp):: "memory");
//ret=tmp; //ret=tmp;
__asm__ __volatile__(".set push \n" __asm__ __volatile__(".set push \n"
#if !defined(__mips_isa_rev) || __mips_isa_rev < 2
".set mips32r2\n" ".set mips32r2\n"
#endif
"rdhwr %0, $2\n" "rdhwr %0, $2\n"
".set pop": "=r"(ret):: "memory"); ".set pop": "=r"(ret):: "memory");
@ -99,7 +101,9 @@ static inline unsigned int rpcc(void){
static inline int WhereAmI(void){ static inline int WhereAmI(void){
int ret=0; int ret=0;
__asm__ __volatile__(".set push \n" __asm__ __volatile__(".set push \n"
#if !defined(__mips_isa_rev) || __mips_isa_rev < 2
".set mips32r2\n" ".set mips32r2\n"
#endif
"rdhwr %0, $0\n" "rdhwr %0, $0\n"
".set pop": "=r"(ret):: "memory"); ".set pop": "=r"(ret):: "memory");
return ret; return ret;
@ -197,9 +201,15 @@ static inline int blas_quickdivide(blasint x, blasint y){
#if defined(ASSEMBLER) && !defined(NEEDPARAM) #if defined(ASSEMBLER) && !defined(NEEDPARAM)
#if defined(__mips_isa_rev) && __mips_isa_rev >= 6
#define ASSEMBLER_ARCH mips64r6
#else
#define ASSEMBLER_ARCH mips64
#endif
#define PROLOGUE \ #define PROLOGUE \
.text ;\ .text ;\
.set mips64 ;\ .set ASSEMBLER_ARCH ;\
.align 5 ;\ .align 5 ;\
.globl REALNAME ;\ .globl REALNAME ;\
.ent REALNAME ;\ .ent REALNAME ;\