floraachy
/
OpenBLAS
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Merge pull request #4421 from ChipKerchner/power10Copies_DGEMM 

Replace two vector loads with one vector pair load and fix endianess of stores - DGEMM PowerPC versions.
This commit is contained in:
Martin Kroeker 2024-01-10 07:49:00 +01:00 committed by GitHub
parent 7a6a24647d 5c5c1a1220
commit 3599f2de8b
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
3 changed files with 664 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
kernel/power/dgemm_tcopy_16_power8.S
View File

@ -107,6 +107,9 @@ USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
#define o0 0 #define o0 0
#ifdef POWER10
#include "dgemm_tcopy_macros_16_power10.S"
#endif
#include "dgemm_tcopy_macros_16_power8.S" #include "dgemm_tcopy_macros_16_power8.S"
#define STACKSIZE 144 #define STACKSIZE 144

655
kernel/power/dgemm_tcopy_macros_16_power10.S Normal file
View File

@ -0,0 +1,655 @@
/***************************************************************************
Copyright (c) 2013-2016, The OpenBLAS Project
All rights reserved.
Redistribution and use in source and binary forms, with or without
modification, are permitted provided that the following conditions are
met:
1. Redistributions of source code must retain the above copyright
notice, this list of conditions and the following disclaimer.
2. Redistributions in binary form must reproduce the above copyright
notice, this list of conditions and the following disclaimer in
the documentation and/or other materials provided with the
distribution.
3. Neither the name of the OpenBLAS project nor the names of
its contributors may be used to endorse or promote products
derived from this software without specific prior written permission.
THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
ARE DISCLAIMED. IN NO EVENT SHALL THE OPENBLAS PROJECT OR CONTRIBUTORS BE
LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE
USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*****************************************************************************/
/**************************************************************************************
* 2016/04/21 Werner Saar (wernsaar@googlemail.com)
* BLASTEST : OK
* CTEST : OK
* TEST : OK
* LAPACK-TEST : OK
**************************************************************************************/
/**********************************************************************************************
* Macros for N=4 and M=16
**********************************************************************************************/
#if defined(_AIX)
define(`COPY_4x16', `
#else
.macro COPY_4x16
#endif
lxvpx vs32, o0, A0
lxvpx vs34, o32, A0
addi A0, A0, 64
lxvpx vs40, o0, A1
lxvpx vs42, o32, A1
addi A1, A1, 64
lxvpx vs48, o0, A2
lxvpx vs50, o32, A2
addi A2, A2, 64
lxvpx vs4, o0, A3
lxvpx vs6, o32, A3
addi A3, A3, 64
lxvpx vs36, o0, A0
lxvpx vs38, o32, A0
addi A0, A0, 64
lxvpx vs44, o0, A1
lxvpx vs46, o32, A1
addi A1, A1, 64
lxvpx vs12, o0, A2
lxvpx vs2, o32, A2
addi A2, A2, 64
lxvpx vs8, o0, A3
lxvpx vs10, o32, A3
addi A3, A3, 64
mr T1, BO
#if (__BYTE_ORDER__ == __ORDER_BIG_ENDIAN__)
stxvd2x vs32, o0, T1
stxvd2x vs33, o16, T1
stxvd2x vs34, o32, T1
stxvd2x vs35, o48, T1
#else
stxvd2x vs33, o0, T1
stxvd2x vs32, o16, T1
stxvd2x vs35, o32, T1
stxvd2x vs34, o48, T1
#endif
addi T1, T1, 64
#if (__BYTE_ORDER__ == __ORDER_BIG_ENDIAN__)
stxvd2x vs36, o0, T1
stxvd2x vs37, o16, T1
stxvd2x vs38, o32, T1
stxvd2x vs39, o48, T1
#else
stxvd2x vs37, o0, T1
stxvd2x vs36, o16, T1
stxvd2x vs39, o32, T1
stxvd2x vs38, o48, T1
#endif
addi T1, T1, 64
#if (__BYTE_ORDER__ == __ORDER_BIG_ENDIAN__)
stxvd2x vs40, o0, T1
stxvd2x vs41, o16, T1
stxvd2x vs42, o32, T1
stxvd2x vs43, o48, T1
#else
stxvd2x vs41, o0, T1
stxvd2x vs40, o16, T1
stxvd2x vs43, o32, T1
stxvd2x vs42, o48, T1
#endif
addi T1, T1, 64
#if (__BYTE_ORDER__ == __ORDER_BIG_ENDIAN__)
stxvd2x vs44, o0, T1
stxvd2x vs45, o16, T1
stxvd2x vs46, o32, T1
stxvd2x vs47, o48, T1
#else
stxvd2x vs45, o0, T1
stxvd2x vs44, o16, T1
stxvd2x vs47, o32, T1
stxvd2x vs46, o48, T1
#endif
addi T1, T1, 64
#if (__BYTE_ORDER__ == __ORDER_BIG_ENDIAN__)
stxvd2x vs48, o0, T1
stxvd2x vs49, o16, T1
stxvd2x vs50, o32, T1
stxvd2x vs51, o48, T1
#else
stxvd2x vs49, o0, T1
stxvd2x vs48, o16, T1
stxvd2x vs51, o32, T1
stxvd2x vs50, o48, T1
#endif
addi T1, T1, 64
#if (__BYTE_ORDER__ == __ORDER_BIG_ENDIAN__)
stxvd2x vs12, o0, T1
stxvd2x vs13, o16, T1
stxvd2x vs2, o32, T1
stxvd2x vs3, o48, T1
#else
stxvd2x vs13, o0, T1
stxvd2x vs12, o16, T1
stxvd2x vs3, o32, T1
stxvd2x vs2, o48, T1
#endif
addi T1, T1, 64
#if (__BYTE_ORDER__ == __ORDER_BIG_ENDIAN__)
stxvd2x vs4, o0, T1
stxvd2x vs5, o16, T1
stxvd2x vs6, o32, T1
stxvd2x vs7, o48, T1
#else
stxvd2x vs5, o0, T1
stxvd2x vs4, o16, T1
stxvd2x vs7, o32, T1
stxvd2x vs6, o48, T1
#endif
addi T1, T1, 64
#if (__BYTE_ORDER__ == __ORDER_BIG_ENDIAN__)
stxvd2x vs8, o0, T1
stxvd2x vs9, o16, T1
stxvd2x vs10, o32, T1
stxvd2x vs11, o48, T1
#else
stxvd2x vs9, o0, T1
stxvd2x vs8, o16, T1
stxvd2x vs11, o32, T1
stxvd2x vs10, o48, T1
#endif
#if defined(_AIX)
')
#else
.endm
#endif
/**********************************************************************************************
* Macros for N=4 and M=8
**********************************************************************************************/
#if defined(_AIX)
define(`COPY_4x8', `
#else
.macro COPY_4x8
#endif
lxvpx vs32, o0, A0
lxvpx vs34, o32, A0
addi A0, A0, 64
lxvpx vs36, o0, A1
lxvpx vs38, o32, A1
addi A1, A1, 64
lxvpx vs40, o0, A2
lxvpx vs42, o32, A2
addi A2, A2, 64
lxvpx vs44, o0, A3
lxvpx vs46, o32, A3
addi A3, A3, 64
mr T1, BO
#if (__BYTE_ORDER__ == __ORDER_BIG_ENDIAN__)
stxvd2x vs32, o0, T1
stxvd2x vs33, o16, T1
stxvd2x vs34, o32, T1
stxvd2x vs35, o48, T1
#else
stxvd2x vs33, o0, T1
stxvd2x vs32, o16, T1
stxvd2x vs35, o32, T1
stxvd2x vs34, o48, T1
#endif
addi T1, T1, 64
#if (__BYTE_ORDER__ == __ORDER_BIG_ENDIAN__)
stxvd2x vs36, o0, T1
stxvd2x vs37, o16, T1
stxvd2x vs38, o32, T1
stxvd2x vs39, o48, T1
#else
stxvd2x vs37, o0, T1
stxvd2x vs36, o16, T1
stxvd2x vs39, o32, T1
stxvd2x vs38, o48, T1
#endif
addi T1, T1, 64
#if (__BYTE_ORDER__ == __ORDER_BIG_ENDIAN__)
stxvd2x vs40, o0, T1
stxvd2x vs41, o16, T1
stxvd2x vs42, o32, T1
stxvd2x vs43, o48, T1
#else
stxvd2x vs41, o0, T1
stxvd2x vs40, o16, T1
stxvd2x vs43, o32, T1
stxvd2x vs42, o48, T1
#endif
addi T1, T1, 64
#if (__BYTE_ORDER__ == __ORDER_BIG_ENDIAN__)
stxvd2x vs44, o0, T1
stxvd2x vs45, o16, T1
stxvd2x vs46, o32, T1
stxvd2x vs47, o48, T1
#else
stxvd2x vs45, o0, T1
stxvd2x vs44, o16, T1
stxvd2x vs47, o32, T1
stxvd2x vs46, o48, T1
#endif
#if defined(_AIX)
')
#else
.endm
#endif
/**********************************************************************************************
* Macros for N=4 and M=4
**********************************************************************************************/
#if defined(_AIX)
define(`COPY_4x4', `
#else
.macro COPY_4x4
#endif
lxvpx vs32, o0, A0
addi A0, A0, 32
lxvpx vs34, o0, A1
addi A1, A1, 32
lxvpx vs36, o0, A2
addi A2, A2, 32
lxvpx vs38, o0, A3
addi A3, A3, 32
mr T1, BO
#if (__BYTE_ORDER__ == __ORDER_BIG_ENDIAN__)
stxvd2x vs32, o0, T1
stxvd2x vs33, o16, T1
stxvd2x vs34, o32, T1
stxvd2x vs35, o48, T1
#else
stxvd2x vs33, o0, T1
stxvd2x vs32, o16, T1
stxvd2x vs35, o32, T1
stxvd2x vs34, o48, T1
#endif
addi T1, T1, 64
#if (__BYTE_ORDER__ == __ORDER_BIG_ENDIAN__)
stxvd2x vs36, o0, T1
stxvd2x vs37, o16, T1
stxvd2x vs38, o32, T1
stxvd2x vs39, o48, T1
#else
stxvd2x vs37, o0, T1
stxvd2x vs36, o16, T1
stxvd2x vs39, o32, T1
stxvd2x vs38, o48, T1
#endif
#if defined(_AIX)
')
#else
.endm
#endif
/**********************************************************************************************
* Macros for N=2 and M=16
**********************************************************************************************/
#if defined(_AIX)
define(`COPY_2x16', `
#else
.macro COPY_2x16
#endif
lxvpx vs32, o0, A0
lxvpx vs34, o32, A0
addi A0, A0, 64
lxvpx vs36, o0, A0
lxvpx vs38, o32, A0
addi A0, A0, 64
lxvpx vs40, o0, A1
lxvpx vs42, o32, A1
addi A1, A1, 64
lxvpx vs44, o0, A1
lxvpx vs46, o32, A1
addi A1, A1, 64
mr T1, BO
#if (__BYTE_ORDER__ == __ORDER_BIG_ENDIAN__)
stxvd2x vs32, o0, T1
stxvd2x vs33, o16, T1
stxvd2x vs34, o32, T1
stxvd2x vs35, o48, T1
#else
stxvd2x vs33, o0, T1
stxvd2x vs32, o16, T1
stxvd2x vs35, o32, T1
stxvd2x vs34, o48, T1
#endif
addi T1, T1, 64
#if (__BYTE_ORDER__ == __ORDER_BIG_ENDIAN__)
stxvd2x vs36, o0, T1
stxvd2x vs37, o16, T1
stxvd2x vs38, o32, T1
stxvd2x vs39, o48, T1
#else
stxvd2x vs37, o0, T1
stxvd2x vs36, o16, T1
stxvd2x vs39, o32, T1
stxvd2x vs38, o48, T1
#endif
addi T1, T1, 64
#if (__BYTE_ORDER__ == __ORDER_BIG_ENDIAN__)
stxvd2x vs40, o0, T1
stxvd2x vs41, o16, T1
stxvd2x vs42, o32, T1
stxvd2x vs43, o48, T1
#else
stxvd2x vs41, o0, T1
stxvd2x vs40, o16, T1
stxvd2x vs43, o32, T1
stxvd2x vs42, o48, T1
#endif
addi T1, T1, 64
#if (__BYTE_ORDER__ == __ORDER_BIG_ENDIAN__)
stxvd2x vs44, o0, T1
stxvd2x vs45, o16, T1
stxvd2x vs46, o32, T1
stxvd2x vs47, o48, T1
#else
stxvd2x vs45, o0, T1
stxvd2x vs44, o16, T1
stxvd2x vs47, o32, T1
stxvd2x vs46, o48, T1
#endif
#if defined(_AIX)
')
#else
.endm
#endif
/**********************************************************************************************
* Macros for N=2 and M=8
**********************************************************************************************/
#if defined(_AIX)
define(`COPY_2x8', `
#else
.macro COPY_2x8
#endif
lxvpx vs32, o0, A0
lxvpx vs34, o32, A0
addi A0, A0, 64
lxvpx vs36, o0, A1
lxvpx vs38, o0, A1
addi A1, A1, 64
mr T1, BO
#if (__BYTE_ORDER__ == __ORDER_BIG_ENDIAN__)
stxvd2x vs32, o0, T1
stxvd2x vs33, o16, T1
stxvd2x vs34, o32, T1
stxvd2x vs35, o48, T1
#else
stxvd2x vs33, o0, T1
stxvd2x vs32, o16, T1
stxvd2x vs35, o32, T1
stxvd2x vs34, o48, T1
#endif
addi T1, T1, 64
#if (__BYTE_ORDER__ == __ORDER_BIG_ENDIAN__)
stxvd2x vs36, o0, T1
stxvd2x vs37, o16, T1
stxvd2x vs38, o32, T1
stxvd2x vs39, o48, T1
#else
stxvd2x vs37, o0, T1
stxvd2x vs36, o16, T1
stxvd2x vs39, o32, T1
stxvd2x vs38, o48, T1
#endif
#if defined(_AIX)
')
#else
.endm
#endif
/**********************************************************************************************
* Macros for N=2 and M=4
**********************************************************************************************/
#if defined(_AIX)
define(`COPY_2x4', `
#else
.macro COPY_2x4
#endif
lxvpx vs32, o0, A0
addi A0, A0, 32
lxvpx vs34, o0, A1
addi A1, A1, 32
mr T1, BO
#if (__BYTE_ORDER__ == __ORDER_BIG_ENDIAN__)
stxvd2x vs32, o0, T1
stxvd2x vs33, o16, T1
stxvd2x vs34, o32, T1
stxvd2x vs35, o48, T1
#else
stxvd2x vs33, o0, T1
stxvd2x vs32, o16, T1
stxvd2x vs35, o32, T1
stxvd2x vs34, o48, T1
#endif
#if defined(_AIX)
')
#else
.endm
#endif
/**********************************************************************************************
* Macros for N=1 and M=16
**********************************************************************************************/
#if defined(_AIX)
define(`COPY_1x16', `
#else
.macro COPY_1x16
#endif
lxvpx vs32, o0, A0
lxvpx vs34, o32, A0
addi A0, A0, 64
lxvpx vs36, o0, A0
lxvpx vs38, o0, A0
addi A0, A0, 64
mr T1, BO
#if (__BYTE_ORDER__ == __ORDER_BIG_ENDIAN__)
stxvd2x vs32, o0, T1
stxvd2x vs33, o16, T1
stxvd2x vs34, o32, T1
stxvd2x vs35, o48, T1
#else
stxvd2x vs33, o0, T1
stxvd2x vs32, o16, T1
stxvd2x vs35, o32, T1
stxvd2x vs34, o48, T1
#endif
addi T1, T1, 64
#if (__BYTE_ORDER__ == __ORDER_BIG_ENDIAN__)
stxvd2x vs36, o0, T1
stxvd2x vs37, o16, T1
stxvd2x vs38, o32, T1
stxvd2x vs39, o48, T1
#else
stxvd2x vs37, o0, T1
stxvd2x vs36, o16, T1
stxvd2x vs39, o32, T1
stxvd2x vs38, o48, T1
#endif
#if defined(_AIX)
')
#else
.endm
#endif
/**********************************************************************************************
* Macros for N=1 and M=8
**********************************************************************************************/
#if defined(_AIX)
define(`COPY_1x8', `
#else
.macro COPY_1x8
#endif
lxvpx vs32, o0, A0
lxvpx vs34, o32, A0
addi A0, A0, 64
mr T1, BO
#if (__BYTE_ORDER__ == __ORDER_BIG_ENDIAN__)
stxvd2x vs32, o0, T1
stxvd2x vs33, o16, T1
stxvd2x vs34, o32, T1
stxvd2x vs35, o48, T1
#else
stxvd2x vs33, o0, T1
stxvd2x vs32, o16, T1
stxvd2x vs35, o32, T1
stxvd2x vs34, o48, T1
#endif
#if defined(_AIX)
')
#else
.endm
#endif
/**********************************************************************************************
* Macros for N=1 and M=4
**********************************************************************************************/
#if defined(_AIX)
define(`COPY_1x4', `
#else
.macro COPY_1x4
#endif
lxvpx vs32, o0, A0
addi A0, A0, 32
mr T1, BO
#if (__BYTE_ORDER__ == __ORDER_BIG_ENDIAN__)
stxvd2x vs32, o0, T1
stxvd2x vs33, o16, T1
#else
stxvd2x vs33, o0, T1
stxvd2x vs32, o16, T1
#endif
#if defined(_AIX)
')
#else
.endm
#endif

6
kernel/power/dgemm_tcopy_macros_16_power8.S
View File

@ -38,6 +38,7 @@ USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
* Macros for N=4 and M=16 * Macros for N=4 and M=16
**********************************************************************************************/ **********************************************************************************************/
#ifndef POWER10
#if defined(_AIX) #if defined(_AIX)
define(`COPY_4x16', ` define(`COPY_4x16', `
#else #else
@ -275,6 +276,7 @@ define(`COPY_4x4', `
#else #else
.endm .endm
#endif #endif
#endif
/********************************************************************************************** /**********************************************************************************************
@ -369,6 +371,7 @@ define(`COPY_4x1', `
* Macros for N=2 and M=16 * Macros for N=2 and M=16
**********************************************************************************************/ **********************************************************************************************/
#ifndef POWER10
#if defined(_AIX) #if defined(_AIX)
define(`COPY_2x16', ` define(`COPY_2x16', `
#else #else
@ -512,6 +515,7 @@ define(`COPY_2x4', `
#else #else
.endm .endm
#endif #endif
#endif
/********************************************************************************************** /**********************************************************************************************
@ -580,6 +584,7 @@ define(`COPY_2x1', `
* Macros for N=1 and M=16 * Macros for N=1 and M=16
**********************************************************************************************/ **********************************************************************************************/
#ifndef POWER10
#if defined(_AIX) #if defined(_AIX)
define(`COPY_1x16', ` define(`COPY_1x16', `
#else #else
@ -675,6 +680,7 @@ define(`COPY_1x4', `
#else #else
.endm .endm
#endif #endif
#endif
/********************************************************************************************** /**********************************************************************************************