autotest
/
xiuos
forked from xuos/xiuos
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

modify microkernel

This commit is contained in:
huang 2023-09-27 15:54:00 +08:00
parent 014e51c0ad
commit e055ffdc2c
7 changed files with 101 additions and 139 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

56
Ubiquitous/XiZi_AIoT/hardkernel/abstraction/TLB.c
View File

@ -1,56 +0,0 @@
#define CP15_TLBIALLIS(r) _CP15(0, r, c8, c3, 0) /* Invalidate entire unified TLB Inner Shareable */
#define CP15_TLBIMVAIS(r) _CP15(0, r, c8, c3, 1) /* Invalidate unified TLB entry by MVA and ASID, Inner Shareable */
#define CP15_TLBIASIDIS(r) _CP15(0, r, c8, c3, 2) /* Invalidate unified TLB by ASID match Inner Shareable */
#define CP15_TLBIMVAAIS(r) _CP15(0, r, c8, c3, 3) /* Invalidate unified TLB entry by MVA all ASID Inner Shareable */
#define CP15_TLBIALL(r,c) _CP15(0, r, c8, c, 0) /* Invalidate entire instruction TLB. CRm = c5, c6, or c7 */
#define CP15_TLBIMVA(r,c) _CP15(0, r, c8, c, 1) /* Invalidate instruction TLB entry by MVA and ASID. CRm = c5, c6, or c7 */
#define CP15_TLBIASID(r,c) _CP15(0, r, c8, c, 2) /* Invalidate data TLB by ASID match. CRm = c5, c6, or c7 */
#define CP15_TLBIMVAA(r,c) _CP15(0, r, c8, c, 3) /* Invalidate unified TLB entry by MVA and ASID. CRm = c5, c6, or c7 */
void InvalidateTlbsAll(void)
{
__asm__ __volatile__
(
"\tmcr p15, 0, r0, c8, c7, 0\n" /* TLBIALL */
:
:
: "r0", "memory"
);
}
void InvalidateTlbMVA(uint32_t vaddr)
{
__asm__ __volatile__
(
"\tdsb\n"
"\tmcr p15, 0, %0, c8, c7, 1\n" /* TLBIMVA */
"\tdsb\n"
"\tisb\n"
:
: "r" (vaddr)
: "r1", "memory"
);
}
void InvalidateTlbASID(uint32_t vaddr)
{
__asm__ __volatile__
(
"\tdsb\n"
"\tmcr p15, 0, %0, c8, c7, 2\n" /* TLBIASID */
"\tdsb\n"
"\tisb\n"
:
: "r" (vaddr)
: "r1", "memory"
);
}

42
Ubiquitous/XiZi_AIoT/hardkernel/abstraction/cache.c
View File

@ -1,26 +1,24 @@
/**************************************************************************** /*
* arch/arm/src/armv7-a/arm_cache.c * Copyright (c) 2020 AIIT XUOS Lab
* * XiUOS is licensed under Mulan PSL v2.
* Licensed to the Apache Software Foundation (ASF) under one or more * You can use this software according to the terms and conditions of the Mulan PSL v2.
* contributor license agreements. See the NOTICE file distributed with * You may obtain a copy of Mulan PSL v2 at:
* this work for additional information regarding copyright ownership. The * http://license.coscl.org.cn/MulanPSL2
* ASF licenses this file to you under the Apache License, Version 2.0 (the * THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND,
* "License"); you may not use this file except in compliance with the * EITHER EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT,
* License. You may obtain a copy of the License at * MERCHANTABILITY OR FIT FOR A PARTICULAR PURPOSE.
* * See the Mulan PSL v2 for more details.
* http://www.apache.org/licenses/LICENSE-2.0 */
*
* Unless required by applicable law or agreed to in writing, software /**
* distributed under the License is distributed on an "AS IS" BASIS, WITHOUT * @file: cache.c
* WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the * @brief: the general management of cache
* License for the specific language governing permissions and limitations * @version: 3.0
* under the License. * @author: AIIT XUOS Lab
* * @date: 2023/4/27
****************************************************************************/ *
*/
/****************************************************************************
* Included Files
****************************************************************************/
#include "cache.h" #include "cache.h"

43
Ubiquitous/XiZi_AIoT/hardkernel/abstraction/cache.h
View File

@ -1,25 +1,24 @@
/**************************************************************************** /*
* include/nuttx/cache.h * Copyright (c) 2020 AIIT XUOS Lab
* * XiUOS is licensed under Mulan PSL v2.
* Licensed to the Apache Software Foundation (ASF) under one or more * You can use this software according to the terms and conditions of the Mulan PSL v2.
* contributor license agreements. See the NOTICE file distributed with * You may obtain a copy of Mulan PSL v2 at:
* this work for additional information regarding copyright ownership. The * http://license.coscl.org.cn/MulanPSL2
* ASF licenses this file to you under the Apache License, Version 2.0 (the * THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND,
* "License"); you may not use this file except in compliance with the * EITHER EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT,
* License. You may obtain a copy of the License at * MERCHANTABILITY OR FIT FOR A PARTICULAR PURPOSE.
* * See the Mulan PSL v2 for more details.
* http://www.apache.org/licenses/LICENSE-2.0 */
*
* Unless required by applicable law or agreed to in writing, software /**
* distributed under the License is distributed on an "AS IS" BASIS, WITHOUT * @file: cache.h
* WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the * @brief: the general management of cache
* License for the specific language governing permissions and limitations * @version: 3.0
* under the License. * @author: AIIT XUOS Lab
* * @date: 2023/4/27
****************************************************************************/ *
*/
#ifndef __INCLUDE_NUTTX_CACHE_H
#define __INCLUDE_NUTTX_CACHE_H
#ifndef __ASSEMBLY__ #ifndef __ASSEMBLY__
@ -416,4 +415,4 @@ void coherent_dcache(uintptr_t addr, size_t len);
#endif /* __ASSEMBLY__ */ #endif /* __ASSEMBLY__ */
#endif /* __INCLUDE_NUTTX_CACHE_H */

21
Ubiquitous/XiZi_AIoT/hardkernel/abstraction/l1cache.c
View File

@ -1,3 +1,24 @@
/*
* Copyright (c) 2020 AIIT XUOS Lab
* XiUOS is licensed under Mulan PSL v2.
* You can use this software according to the terms and conditions of the Mulan PSL v2.
* You may obtain a copy of Mulan PSL v2 at:
* http://license.coscl.org.cn/MulanPSL2
* THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND,
* EITHER EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT,
* MERCHANTABILITY OR FIT FOR A PARTICULAR PURPOSE.
* See the Mulan PSL v2 for more details.
*/
/**
* @file: l1cache.c
* @brief: the general management of L1 cache
* @version: 3.0
* @author: AIIT XUOS Lab
* @date: 2023/4/27
*
*/
#include "l1cache.h" #include "l1cache.h"
#include "cp15_cacheops.h" #include "cp15_cacheops.h"
#include "barriers.h" #include "barriers.h"

33
Ubiquitous/XiZi_AIoT/hardkernel/abstraction/l1cache.h
View File

@ -1,22 +1,23 @@
/* /*
* Copyright (c) 2022 AIIT XUOS Lab * Copyright (c) 2020 AIIT XUOS Lab
* XiUOS is licensed under Mulan PSL v2. * XiUOS is licensed under Mulan PSL v2.
* You can use this software according to the terms and conditions of the Mulan PSL v2. * You can use this software according to the terms and conditions of the Mulan PSL v2.
* You may obtain a copy of Mulan PSL v2 at: * You may obtain a copy of Mulan PSL v2 at:
* http://license.coscl.org.cn/MulanPSL2 * http://license.coscl.org.cn/MulanPSL2
* THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND, * THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND,
* EITHER EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT, * EITHER EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT,
* MERCHANTABILITY OR FIT FOR A PARTICULAR PURPOSE. * MERCHANTABILITY OR FIT FOR A PARTICULAR PURPOSE.
* See the Mulan PSL v2 for more details. * See the Mulan PSL v2 for more details.
*/ */
/** /**
* @file l1cache.c * @file: l1cache.h
* @brief PLC inovance am401 app * @brief: the general management of L1 cache
* @version 3.0 * @version: 3.0
* @author AIIT XUOS Lab * @author: AIIT XUOS Lab
* @date 2023.8.10 * @date: 2023/4/27
*/ *
*/
#include <stdint.h> #include <stdint.h>
#include <sys/types.h> #include <sys/types.h>

43
Ubiquitous/XiZi_AIoT/hardkernel/abstraction/l2cc.h
View File

@ -1,25 +1,24 @@
/**************************************************************************** /*
* arch/arm/src/armv7-a/l2cc.h * Copyright (c) 2022 AIIT XUOS Lab
* * XiUOS is licensed under Mulan PSL v2.
* Licensed to the Apache Software Foundation (ASF) under one or more * You can use this software according to the terms and conditions of the Mulan PSL v2.
* contributor license agreements. See the NOTICE file distributed with * You may obtain a copy of Mulan PSL v2 at:
* this work for additional information regarding copyright ownership. The * http://license.coscl.org.cn/MulanPSL2
* ASF licenses this file to you under the Apache License, Version 2.0 (the * THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND,
* "License"); you may not use this file except in compliance with the * EITHER EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT,
* License. You may obtain a copy of the License at * MERCHANTABILITY OR FIT FOR A PARTICULAR PURPOSE.
* * See the Mulan PSL v2 for more details.
* http://www.apache.org/licenses/LICENSE-2.0 */
*
* Unless required by applicable law or agreed to in writing, software /**
* distributed under the License is distributed on an "AS IS" BASIS, WITHOUT * @file l2cc.h
* WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the * @brief the general management of L2 cache
* License for the specific language governing permissions and limitations * @version 3.0
* under the License. * @author AIIT XUOS Lab
* * @date 2023.8.10
****************************************************************************/ */
#ifndef __ARCH_ARM_SRC_ARMV7_A_L2CC_H
#define __ARCH_ARM_SRC_ARMV7_A_L2CC_H
/**************************************************************************** /****************************************************************************
* Included Files * Included Files
@ -240,4 +239,4 @@ void FlushL2Cache(uint32_t startaddr, uint32_t endaddr);
# define FlushL2Cache(s,e) # define FlushL2Cache(s,e)
#endif /* CONFIG_ARCH_L2CACHE */ #endif /* CONFIG_ARCH_L2CACHE */
#endif /* __ARCH_ARM_SRC_ARMV7_A_L2CC_H */

2
Ubiquitous/XiZi_AIoT/hardkernel/abstraction/l2cc_pl310.c
View File

@ -12,7 +12,7 @@
/** /**
* @file l2cc_pl310.c * @file l2cc_pl310.c
* @brief PLC inovance am401 app * @brief the general management of L2 cache
* @version 3.0 * @version 3.0
* @author AIIT XUOS Lab * @author AIIT XUOS Lab
* @date 2023.8.10 * @date 2023.8.10